Ihrig, C: Improving Performance and Reducing Power with Hard
-
- Englisch ausgewählt
49,99 €
inkl. gesetzl. MwSt.,
Beschreibung
Produktdetails
Einband
Taschenbuch
Verlag
VDMSeitenzahl
92
Maße (L/B/H)
22/15/0,6 cm
Gewicht
142 g
Sprache
Englisch
ISBN
978-3-639-10690-9
Modern electronic design automation tools can be
used to apply a variety of transformations to
hardware blocks in an effort to achieve performance
and power savings. A number of such transformations
require tools with intimate knowledge of the
design's timing characteristics. Static timing
analysis estimates the worst-case timing behavior of
hardware data flow graphs. The static timing
analyzer described in this book operates on
data flow graphs which are generated as intermediate
representations within a C to VHDL hardware
acceleration compiler. Two additional tools were
then developed which utilize the results of the
static timing analysis. An automated pipelining
tool was developed to increase the throughput of
large blocks of combinational logic generated by the
compiler. Another tool was designed to mitigate
power consumption resulting from combinational
glitching. By inserting special signal buffers with
preselected propagation delays, known as delay
elements, functional units can be kept inactive
until their inputs stabilize. This book explores
these tools as well as the various design tradeoffs
resulting from their use.
used to apply a variety of transformations to
hardware blocks in an effort to achieve performance
and power savings. A number of such transformations
require tools with intimate knowledge of the
design's timing characteristics. Static timing
analysis estimates the worst-case timing behavior of
hardware data flow graphs. The static timing
analyzer described in this book operates on
data flow graphs which are generated as intermediate
representations within a C to VHDL hardware
acceleration compiler. Two additional tools were
then developed which utilize the results of the
static timing analysis. An automated pipelining
tool was developed to increase the throughput of
large blocks of combinational logic generated by the
compiler. Another tool was designed to mitigate
power consumption resulting from combinational
glitching. By inserting special signal buffers with
preselected propagation delays, known as delay
elements, functional units can be kept inactive
until their inputs stabilize. This book explores
these tools as well as the various design tradeoffs
resulting from their use.
Noch keine Bewertungen vorhanden
Verfassen Sie die erste Bewertung zu diesem Artikel
Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.
Kurze Frage zu unserer Seite
Vielen Dank für dein Feedback
Wir nutzen dein Feedback, um unsere Produktseiten zu verbessern. Bitte habe Verständnis, dass wir dir keine Rückmeldung geben können. Falls du Kontakt mit uns aufnehmen möchtest, kannst du dich aber gerne an unseren Kund*innenservice wenden.
zum Kundenservice