Andere Kunden interessierten sich auch für
![Introduction to Reconfigurable Computing]( "Introduction to Reconfigurable Computing")
Introduction to Reconfigurable Computing74,99 €![Dynamically Reconfigurable Systems]( "Dynamically Reconfigurable Systems")
Dynamically Reconfigurable Systems74,99 €![Dynamic Reconfigurable Architectures and Transparent Optimization Techniques]( "Dynamic Reconfigurable Architectures and Transparent Optimization Techniques")
Dynamic Reconfigurable Architectures and Transparent Optimization Techniques74,99 €![Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures]( "Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures")
Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures63,99 €![New Algorithms, Architectures and Applications for Reconfigurable Computing]( "New Algorithms, Architectures and Applications for Reconfigurable Computing")
New Algorithms, Architectures and Applications for Reconfigurable Computing110,99 €![Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures]( "Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures")
Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures44,99 €![Fine- and Coarse-Grain Reconfigurable Computing]( "Fine- and Coarse-Grain Reconfigurable Computing")
Fine- and Coarse-Grain Reconfigurable Computing74,99 €
Introduction in Reconfigurable Computing provides a comprehensive study of the field Reconfigurable Computing. It provides an entry point to the novice willing to move in the research field reconfigurable computing, FPGA and system on programmable chip design. The book can also be used as teaching reference for a graduate course in computer engineering, or as reference to advance electrical and computer engineers. It provides a very strong theoretical and practical background to the field of reconfigurable computing, from the early Estrin's machine to the very modern architecture like coarse-grained reconfigurable device and the embedded logic devices. Apart from the introduction and the conclusion, the main chapter of the book are the following:
Architecture of reconfigurable systems, which presents the technology and the architecture used in fined-grained and those used in coarse-grained reconfigurable devices.
Design and implementation: This section deals with the implementation on reconfigurable system. It briefly covers the steps needed to implement application on today's FPGAs. And focus on the logic synthesis for FPGA, in particular LUT technology mapping.
High-Level Synthesis for Reconfigurable Devices: The high-level synthesis for reconfigurable systems, also known as temporal partitioning is presented here. Several temporal partitioning techniques are presented and explained.
Temporal placement: This section considers stand alone reconfigurable systems. Its assume that a kind of operating systems for reconfigurable systems is in charge of managing the resources of a given system and allocate space on a device for the computation of incoming tasks., and therefore presents several temporal placement approaches for off-line as well as on-line placement.
On-line and Dynamic Interconnection: This chapter reviews andexplains the different approaches for allowing communication between modules dynamically placed at run-time on a given device.
Designing a reconfigurable application on Xilinx Virtex FPGA: In this section, the different design approaches of partial reconfigurable systems on the Xilinx FPGAs that are one of the few one on the market with this feature, is explained.
System on programmable chip: System on programmable chip is a hot topic in reconfigurable computing. This is mainly the integration of a system made upon some peripheral (UART, Ethernet, VGA, etc.), but also computational (Coding, filter, etc.) hardware modules on one programmable chip. The current usable solutions are presented: The book furthermore focusses on the development of adaptive multiprocessors on chip, i.e. systems consisting of a set of Processors and exchangeable hardware accelerators.
Applications: This part covers the use of reconfigurable system in computer architecture (rapid prototyping, reconfigurable supercomputer, reconfigurable massively parallel computers) and algorithm better adapted for reconfigurable systems (distributed arithmetic, network packet processing, etc...)
Architecture of reconfigurable systems, which presents the technology and the architecture used in fined-grained and those used in coarse-grained reconfigurable devices.
Design and implementation: This section deals with the implementation on reconfigurable system. It briefly covers the steps needed to implement application on today's FPGAs. And focus on the logic synthesis for FPGA, in particular LUT technology mapping.
High-Level Synthesis for Reconfigurable Devices: The high-level synthesis for reconfigurable systems, also known as temporal partitioning is presented here. Several temporal partitioning techniques are presented and explained.
Temporal placement: This section considers stand alone reconfigurable systems. Its assume that a kind of operating systems for reconfigurable systems is in charge of managing the resources of a given system and allocate space on a device for the computation of incoming tasks., and therefore presents several temporal placement approaches for off-line as well as on-line placement.
On-line and Dynamic Interconnection: This chapter reviews andexplains the different approaches for allowing communication between modules dynamically placed at run-time on a given device.
Designing a reconfigurable application on Xilinx Virtex FPGA: In this section, the different design approaches of partial reconfigurable systems on the Xilinx FPGAs that are one of the few one on the market with this feature, is explained.
System on programmable chip: System on programmable chip is a hot topic in reconfigurable computing. This is mainly the integration of a system made upon some peripheral (UART, Ethernet, VGA, etc.), but also computational (Coding, filter, etc.) hardware modules on one programmable chip. The current usable solutions are presented: The book furthermore focusses on the development of adaptive multiprocessors on chip, i.e. systems consisting of a set of Processors and exchangeable hardware accelerators.
Applications: This part covers the use of reconfigurable system in computer architecture (rapid prototyping, reconfigurable supercomputer, reconfigurable massively parallel computers) and algorithm better adapted for reconfigurable systems (distributed arithmetic, network packet processing, etc...)
The book by Christophe Bobda, however, has also been written for people with a software background, substantially reducing the educational leap by bridging the gap. His book has the potential to become a best-seller and to stimulate the urgently needed transformation of the software developer population's mind set, by playing a similar role as known from the famous historic Mead-&-Conway textbook for the VLSI design revolution. Reiner Hartenstein, IEEE fellow, Professor, TU Kaiserslautern "