Hemati, S: Iterative Decoding in Analog VLSI
-
- Englisch ausgewählt
66,99 €
UVP
79,00 €
inkl. gesetzl. MwSt.,
Beschreibung
Produktdetails
of iterative decoding algorithms when they are
implemented on analog continuous-time platforms.
Analog continuous-time iterative decoding was
proposed a few years ago to improve the
power/speed ratio of decoder chips that decode
capacity achieving codes. It was commonly
believed that replacing discrete-time processing
modules with analog circuits would not change the
dynamics of the iterative decoder. On the contrary,
it is shown that not only does continuous-time
iterative decoding have different dynamics, but also
its error correcting performance can surpass that of
conventional iterative decoders.
Furthermore, novel processing modules for
implementing affordable
high-speed strongly inverted CMOS analog min-sum
iterative decoders are presented. This is favorable
because previously reported analog decoders were
either BiCMOS or weakly inverted CMOS designs. The
former could be fast but is rather expensive and
the latter would be low-power but it is not fast
enough for many applications.
Noch keine Bewertungen vorhanden
Verfassen Sie die erste Bewertung zu diesem Artikel
Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.
Kurze Frage zu unserer Seite
Vielen Dank für dein Feedback
Wir nutzen dein Feedback, um unsere Produktseiten zu verbessern. Bitte habe Verständnis, dass wir dir keine Rückmeldung geben können. Falls du Kontakt mit uns aufnehmen möchtest, kannst du dich aber gerne an unseren Kund*innenservice wenden.
zum Kundenservice