Andere Kunden interessierten sich auch für
![Simulation of FPGA based Buffered Security Enabled Encoders]( "Simulation of FPGA based Buffered Security Enabled Encoders")
Simulation of FPGA based Buffered Security Enabled Encoders32,99 €![Intermodulkommunikation in einem Multi-FPGA-System]( "Intermodulkommunikation in einem Multi-FPGA-System")
Intermodulkommunikation in einem Multi-FPGA-System49,00 €![Writing Testbenches]( "Writing Testbenches")
Writing Testbenches74,99 €![FPGA Accelerated Features Extraction]( "FPGA Accelerated Features Extraction")
FPGA Accelerated Features Extraction48,99 €![Harnessing VLSI System Design with EDA Tools]( "Harnessing VLSI System Design with EDA Tools")
Harnessing VLSI System Design with EDA Tools74,99 €![High-Level System Modeling]( "High-Level System Modeling")
High-Level System Modeling83,99 €![Prozessorentwurf mit Verilog HDL]( "Prozessorentwurf mit Verilog HDL")
Prozessorentwurf mit Verilog HDL54,95 €
The need for reliable performance of computerised systems is well-known, yet the security verification of hardware systems is often none-existing or applied in an ad-hoc manner. Hence in this book it is investigated how language-based security techniques can be adapted and applied to hardware specifications. A novel policy language is presented for expressing permissible information flow using expressive constraints on the execution traces for programs. Based on the policy language a security property is proposed and shown to be a generalised intransitive non-interference condition. The means to verify the property is provided in the terms of a static information flow analysis. Practical implementations of embedded systems are vulnerable to side channel attacks. In particular timing channels have had a great impact on the security verification of algorithms for cryptography. In order to address this, another security property stating the absence of timing channels is presented. Again, verification is provided by a static analysis, which identifies the timing behaviour of a program.