Andere Kunden interessierten sich auch für
![Architectural Techniques For Managing Non-volatile Caches]( "Architectural Techniques For Managing Non-volatile Caches")
Architectural Techniques For Managing Non-volatile Caches26,99 €![Energy-aware address generation optimization]( "Energy-aware address generation optimization")
Energy-aware address generation optimization38,99 €![Impoved Test Techniques for Network-on-Chip Based Memory Systems]( "Impoved Test Techniques for Network-on-Chip Based Memory Systems")
Impoved Test Techniques for Network-on-Chip Based Memory Systems42,99 €![Instruction Dispatching Techniques for SMT Processors]( "Instruction Dispatching Techniques for SMT Processors")
Instruction Dispatching Techniques for SMT Processors23,99 €![Cache Energy Optimization Techniques For Modern Processors]( "Cache Energy Optimization Techniques For Modern Processors")
Cache Energy Optimization Techniques For Modern Processors44,99 €![Design Methodology for Differential Power Analysis Resistant Circuits]( "Design Methodology for Differential Power Analysis Resistant Circuits")
Design Methodology for Differential Power Analysis Resistant Circuits36,99 €![Fundamentals of Computer Applications and Devices]( "Fundamentals of Computer Applications and Devices")
Fundamentals of Computer Applications and Devices26,99 €
Rise in use of battery operated applications gives leakage power dissipation importance over the area and speed considerations.Many portable devices, has energy constraints for longer battery lifetime. Though the subthreshold shows potential toward satisfying the ultra-low-power requirements of portable systems, it holds design issues at device level and circuit level both for Analog IC design. These issues lead to significant increase in the design complexity of integrated circuits. Very few applications addresses these challenges for subthreshold circuit design in an integrated and comprehensive manner. There are many methods for determining the least leakage input vector. In, This book provides a detailed analysis of concerns related to IC performance. For design time technique, Dual threshold CMOS is used; where, transistors with low threshold voltage (Vth) are used in critical paths and high Vth transistors for non-critical paths. Another approach is to use (MTCMOS) in whichhigh threshold voltage transistors are place This book also presents a qualitative summary of the work reported in the literature by various researchers in the design of digital subthreshold circuit.