Andere Kunden interessierten sich auch für
![Gestion de la congestion à faible coût pour les CNO]( "Gestion de la congestion à faible coût pour les CNO")
Gestion de la congestion à faible coût pour les CNO36,99 €![Gestione della congestione a basso costo per NOC]( "Gestione della congestione a basso costo per NOC")
Gestione della congestione a basso costo per NOC36,99 €![Kostengünstiges Überlastungsmanagement für NOC]( "Kostengünstiges Überlastungsmanagement für NOC")
Kostengünstiges Überlastungsmanagement für NOC54,90 €![Gestão de Congestionamento de Baixo Custo para NOC]( "Gestão de Congestionamento de Baixo Custo para NOC")
Gestão de Congestionamento de Baixo Custo para NOC36,99 €![Low Power Digital Design using Asynchronous Logic]( "Low Power Digital Design using Asynchronous Logic")
Low Power Digital Design using Asynchronous Logic32,99 €![OCIN_TSIM ¿ A DVFS AWARE SIMULATOR FOR NOC DESIGN SPACE EXPLORATION]( "OCIN_TSIM ¿ A DVFS AWARE SIMULATOR FOR NOC DESIGN SPACE EXPLORATION")
OCIN_TSIM ¿ A DVFS AWARE SIMULATOR FOR NOC DESIGN SPACE EXPLORATION32,99 €![A High Performance Low Power Universal Gate Implementation]( "A High Performance Low Power Universal Gate Implementation")
A High Performance Low Power Universal Gate Implementation26,99 €
Rapid innovations in circuit integration technology have successfully integrated billions of transistors on a single chip. The advancement in IC technology has put the challenge of extracting the maximum performance gain from additional resources. In recent times, computer architects have exhorted many-core design to meet next generation computation needs. Chips, equipped with a large number of cores, bracing dynamic parallelism and modest power usage are proposed to meet future computation needs. Intriguingly, the performance of the many-core architecture greatly relies on the competence of the on-chip interconnection network. Networks-on-Chip (NoCs) has emerged as the backbone of many-core architectures. Nevertheless, poor network performance due to congestion could become a major hindrance in the future multi-core designs. In the present research, we investigate the causes of congestion in NoCs and facilitate ways to mitigate the performance threat. In particular, the focus ofthis research is on providing cost-effective congestion management solutions suitable for NoCs.