Andere Kunden interessierten sich auch für
![Design of Finfet Based Low Power High Speed and 3-bit Flash Adc]( "Design of Finfet Based Low Power High Speed and 3-bit Flash Adc")
Design of Finfet Based Low Power High Speed and 3-bit Flash Adc17,99 €![Concept and Design of a High Speed Current Mode Based SAR ADC]( "Concept and Design of a High Speed Current Mode Based SAR ADC")
Concept and Design of a High Speed Current Mode Based SAR ADC40,99 €![Pipelined ADC Design and Enhancement Techniques]( "Pipelined ADC Design and Enhancement Techniques")
Pipelined ADC Design and Enhancement Techniques110,99 €![Pipelined Adc Design and Enhancement Techniques]( "Pipelined Adc Design and Enhancement Techniques")
Pipelined Adc Design and Enhancement Techniques110,99 €![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €![A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC]( "A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC")
A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC26,99 €![1 Bit Full Adder Cell for reducing low leakage current]( "1 Bit Full Adder Cell for reducing low leakage current")
1 Bit Full Adder Cell for reducing low leakage current32,99 €
In this thesis work we design and optimize a 8-bit pipelined ADC for low-power. The ADC has stage resolution of 1.5-bit and employ current mode multiplying digital-to-analog converter (MDAC). The main focus is to design and optimize the MDAC. We design and optimize the MDAC circuit for the best possible effective number of bits (ENOB), speed and power consumption. Each of the first six stages consisting of Sample-and-Hold, 1.5-bit flash ADC and MDAC is realized at the circuit level. The last stage consisting of 2-bit flash ADC is also realized at circuit level. The delay logic for synchronization is implemented in Verilog-A and MATLAB. A first order digital error-correction algorithm is implemented in MATLAB. The design is simulated in UMC 0.18 m technology in Cadence environment.