In recent years, need of low power testing has become progressively more important in electronic systems, where circuit testing need to be performed periodically. The power dissipation through the testing mode is double with respect to normal operation mode. The higher power consumption may leads to many problems such as difficulty in design, failure to perform intended function, reduction in useful life period and performance yield. A proposed solution to the above mention problems include keeping minimal switching activity (SA) during testing and the high fault coverage (FC) that efficiently reduces defect level of ICs.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.