Andere Kunden interessierten sich auch für
![Design of High Speed and Low Power Configurable Booth Multiplier]( "Design of High Speed and Low Power Configurable Booth Multiplier")
Design of High Speed and Low Power Configurable Booth Multiplier36,99 €![Analysis of Low Power Methodologies for Multiplier]( "Analysis of Low Power Methodologies for Multiplier")
Analysis of Low Power Methodologies for Multiplier51,99 €![High Performance Complex Number Multiplier]( "High Performance Complex Number Multiplier")
High Performance Complex Number Multiplier36,99 €![Low Power Wallace Multiplier]( "Low Power Wallace Multiplier")
Low Power Wallace Multiplier26,99 €![The radar multiplier method]( "The radar multiplier method")
The radar multiplier method44,99 €![Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics]( "Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics")
Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics38,99 €![ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures]( "ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures")
ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures26,99 €
Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That s why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2×2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field.