Andere Kunden interessierten sich auch für
![Asynchroner Logikentwurf mit geringem Energieverbrauch für Viterbi-Dekoder]( "Asynchroner Logikentwurf mit geringem Energieverbrauch für Viterbi-Dekoder")
Asynchroner Logikentwurf mit geringem Energieverbrauch für Viterbi-Dekoder39,90 €![Low Power Asynchronous Viterbi Decoder]( "Low Power Asynchronous Viterbi Decoder")
Low Power Asynchronous Viterbi Decoder39,99 €![Design & Analysis of Low Power VCO for VLSI & Communication System]( "Design & Analysis of Low Power VCO for VLSI & Communication System")
Design & Analysis of Low Power VCO for VLSI & Communication System39,99 €![Low Power Adiabatic Logic Design]( "Low Power Adiabatic Logic Design")
Low Power Adiabatic Logic Design35,99 €![Low Power High Performance Sequential Logic Design]( "Low Power High Performance Sequential Logic Design")
Low Power High Performance Sequential Logic Design35,99 €![Low power design techniques for speech recognition]( "Low power design techniques for speech recognition")
Low power design techniques for speech recognition29,99 €![Low Power Operational Transconductance Amplifier]( "Low Power Operational Transconductance Amplifier")
Low Power Operational Transconductance Amplifier26,99 €
This book discusses the design of asynchronous logic and its importance in digital design. Most of the decoders designed and fabricated today are synchronous. The problem of clock skew is a major challenge in the synchronous design. Alternatively, asynchronous systems are becoming familiar as they are not in need of global clock, as these systems are locally synchronized by means of communication protocols. Asynchronous VLSI architecture for a Viterbi decoder is designed using Quasi Delay Insensitive (QDI) templates and Differential Cascode Voltage Switch Logic (DCVSL). It gives an overview of asynchronous implementation.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.