Andere Kunden interessierten sich auch für
![Design & Analysis of Low Power VCO for VLSI & Communication System]( "Design & Analysis of Low Power VCO for VLSI & Communication System")
Design & Analysis of Low Power VCO for VLSI & Communication System36,99 €![Design of Multiband Flexible Divider with Low Power Single Phase Clock]( "Design of Multiband Flexible Divider with Low Power Single Phase Clock")
Design of Multiband Flexible Divider with Low Power Single Phase Clock36,99 €![Low Power Adiabatic Logic Design]( "Low Power Adiabatic Logic Design")
Low Power Adiabatic Logic Design32,99 €![Low Power High Performance Sequential Logic Design]( "Low Power High Performance Sequential Logic Design")
Low Power High Performance Sequential Logic Design32,99 €![Low Power Asynchronous Logic design for Viterbi Decoders]( "Low Power Asynchronous Logic design for Viterbi Decoders")
Low Power Asynchronous Logic design for Viterbi Decoders26,99 €![Low Power Operational Transconductance Amplifier]( "Low Power Operational Transconductance Amplifier")
Low Power Operational Transconductance Amplifier23,99 €![Low power BIST for VLSI Digital Circuits]( "Low power BIST for VLSI Digital Circuits")
Low power BIST for VLSI Digital Circuits55,99 €
Recent research focuses on low power design techniques. This has been mainly motivated by the demand of hand-held electronic devices which must consume less power. This thesis presents a hybrid approach for designing a low power Multi-Layer Perceptron (MLP) based Neural Network (NN) for speech recognition. They are bipartite tabular method and banking organization method. The MLP based NN is trained in Matlab using TIDIGITS corpus. This approach is simulated in Xilinx xc3s1200. The system is evaluated using optimized model weights which are exported from Matlab. Performance parameter like area and power is computed.