Andere Kunden interessierten sich auch für
![A Power Reduction technique for Flash analog-to-digital converter]( "A Power Reduction technique for Flash analog-to-digital converter")
A Power Reduction technique for Flash analog-to-digital converter41,99 €![Flash Caching for Cloud Computing Systems]( "Flash Caching for Cloud Computing Systems")
Flash Caching for Cloud Computing Systems37,99 €![SIMULATION OF PASSIVE VACUUM SOLAR FLASH DESALINATION]( "SIMULATION OF PASSIVE VACUUM SOLAR FLASH DESALINATION")
SIMULATION OF PASSIVE VACUUM SOLAR FLASH DESALINATION53,99 €![Nowcasts for Flash Floods in Rural Sub-Sahara Africa]( "Nowcasts for Flash Floods in Rural Sub-Sahara Africa")
Nowcasts for Flash Floods in Rural Sub-Sahara Africa27,99 €![High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications]( "High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications")
High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications85,99 €![Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs]( "Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs")
Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs87,99 €![Novel Techniques in Sensory Characterization and Consumer Profiling]( "Novel Techniques in Sensory Characterization and Consumer Profiling")
Novel Techniques in Sensory Characterization and Consumer Profiling102,99 €
In this project, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. Microwind simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC.