Andere Kunden interessierten sich auch für
![Ultra Low Power and Nano-Scale Memory Designs]( "Ultra Low Power and Nano-Scale Memory Designs")
Ultra Low Power and Nano-Scale Memory Designs32,99 €![Digital Circuits Using Subthreshold Leakage Power Reduction Techniques]( "Digital Circuits Using Subthreshold Leakage Power Reduction Techniques")
Digital Circuits Using Subthreshold Leakage Power Reduction Techniques32,99 €![Study of subthreshold surface potential of MOSFETs]( "Study of subthreshold surface potential of MOSFETs")
Study of subthreshold surface potential of MOSFETs29,99 €![COMBINING REGION AND EDGE CUES FOR IMAGE SEGMENTATION]( "COMBINING REGION AND EDGE CUES FOR IMAGE SEGMENTATION")
COMBINING REGION AND EDGE CUES FOR IMAGE SEGMENTATION32,99 €![An Approach to mitigate Single Event Latch Up and Soft Errors]( "An Approach to mitigate Single Event Latch Up and Soft Errors")
An Approach to mitigate Single Event Latch Up and Soft Errors32,99 €![Device Design in Sub-threshold Region for Ultra Low Power Applications]( "Device Design in Sub-threshold Region for Ultra Low Power Applications")
Device Design in Sub-threshold Region for Ultra Low Power Applications36,99 €![Ultra-Low Power Processor Design Using Subthreshold Design Techniques]( "Ultra-Low Power Processor Design Using Subthreshold Design Techniques")
Ultra-Low Power Processor Design Using Subthreshold Design Techniques44,99 €
In recent years, low power design has become one of the focuses of digital VLSI circuits. As technology scales, leakage currents in contemporary CMOS logic have become one of the main power consumers. Contrary to conventional methods for power reduction, operation of digital circuits in the subthreshold region minimizes power consumption in low-frequency systems. This book presents pre-layout and post-layout simulations of existing 8T Latch and proposed latch designs in sub-threshold region. The proposed circuits consist of pass transistor gate logic. Proposed designs are area efficient so useful for portable devices. The proposed designs remarkably reduce power consumption and delay hence reduces power-delay product (PDP). Comparison with the existing design and proposed latch designs are performed at 65nm and 45nm to show technology independence. Comparative simulation results show that proposed 7T latch design with delay is better choice for portable applications. Therefore, the proposed 7T latch design with delay proves to be a viable option for low power and energy efficient applications.