Andere Kunden interessierten sich auch für
![Reliability, Availability and Serviceability of Networks-on-Chip]( "Reliability, Availability and Serviceability of Networks-on-Chip")
Reliability, Availability and Serviceability of Networks-on-Chip74,99 €![Multiprocessor System-On-Chip]( "Multiprocessor System-On-Chip")
Multiprocessor System-On-Chip180,99 €![Integrated Optical Interconnect Architectures for Embedded Systems]( "Integrated Optical Interconnect Architectures for Embedded Systems")
Integrated Optical Interconnect Architectures for Embedded Systems74,99 €![Error Control for Network-on-Chip Links]( "Error Control for Network-on-Chip Links")
Error Control for Network-on-Chip Links74,99 €![Power-Aware Testing and Test Strategies for Low Power Devices]( "Power-Aware Testing and Test Strategies for Low Power Devices")
Power-Aware Testing and Test Strategies for Low Power Devices110,99 €![Transient and Permanent Error Control for Networks-on-Chip]( "Transient and Permanent Error Control for Networks-on-Chip")
Transient and Permanent Error Control for Networks-on-Chip79,99 €![Photonic Network-on-Chip Design]( "Photonic Network-on-Chip Design")
Photonic Network-on-Chip Design74,99 €
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues
still represent one of the limiting factors in integrating multi- and many-cores
on a single chip.
This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
still represent one of the limiting factors in integrating multi- and many-cores
on a single chip.
This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.