Andere Kunden interessierten sich auch für
![Design Of SRAM Cells For Low Power Dissipation And High SNM]( "Design Of SRAM Cells For Low Power Dissipation And High SNM")
Design Of SRAM Cells For Low Power Dissipation And High SNM32,99 €![Low Power and High Fault Coverage Single Input Change X-Filling TPGs]( "Low Power and High Fault Coverage Single Input Change X-Filling TPGs")
Low Power and High Fault Coverage Single Input Change X-Filling TPGs26,99 €![Method to address CMOS design performance decline due to PVT variation]( "Method to address CMOS design performance decline due to PVT variation")
Method to address CMOS design performance decline due to PVT variation36,99 €![Design & Analysis of Low Power VCO for VLSI & Communication System]( "Design & Analysis of Low Power VCO for VLSI & Communication System")
Design & Analysis of Low Power VCO for VLSI & Communication System36,99 €![Design of Multiband Flexible Divider with Low Power Single Phase Clock]( "Design of Multiband Flexible Divider with Low Power Single Phase Clock")
Design of Multiband Flexible Divider with Low Power Single Phase Clock36,99 €![LOW POWER VLSI DESIGN]( "LOW POWER VLSI DESIGN")
LOW POWER VLSI DESIGN50,99 €![Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design]( "Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design")
Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design36,99 €
Over the last years,researchers are searching for new low power solutions for VLSI circuits.This work focuses on reducing power dissipation,which is showing ever increasing growth with scaling down of technologies.Various techniques at different levels of design process have been implemented to reduce the power dissipation at circuit, architectural & system level.Furthermore,number of gates/chip area is constantly increasing,while switching energy does not decrease at same rate,so power dissipation rises becomes more difficult and expensive.Then, to limit the power dissipation, alternative solutions at each level of abstraction are proposed.The dynamic power requirement of CMOS circuits is rapidly becoming a major concern in the design of personal information systems and large computers.This work focuses on a new CMOS logic family called ADIABATIC LOGIC, based on the adiabatic switching principle.The adiabatic logic structure dramatically reduces the power dissipation.Adiabatic logic offers a way to reuse the energy stored in the load capacitors rather than the traditional way of discharging the load capacitors to the ground and wasting this energy.