Andere Kunden interessierten sich auch für
![64-razrqdnyj RISC-processor s ispol'zowaniem VHDL]( "64-razrqdnyj RISC-processor s ispol'zowaniem VHDL")
64-razrqdnyj RISC-processor s ispol'zowaniem VHDL13,99 €![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design26,99 €![Design of Reconfigurable VLIW Processor]( "Design of Reconfigurable VLIW Processor")
Design of Reconfigurable VLIW Processor36,99 €![Design of FFT Processor using Double Base Number System]( "Design of FFT Processor using Double Base Number System")
Design of FFT Processor using Double Base Number System32,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Novel Architecture of Smart FFT Processor]( "Novel Architecture of Smart FFT Processor")
Novel Architecture of Smart FFT Processor50,99 €![Design & Implementation of Low Power & Area Optimized DCTQ Processor]( "Design & Implementation of Low Power & Area Optimized DCTQ Processor")
Design & Implementation of Low Power & Area Optimized DCTQ Processor40,99 €
V knige opisyvaetsya princip raboty tak nazyvaemogo matrichnogo processora, kotoryj sushhestvenno uskoryaet celochislennye dvoichnye arifmeticheskie operacii. Osobennost' processora v tom, chto on svodit arifmeticheskie operacii k vektornym. Predstavleny operacii: umnozheniya, izvlecheniya kvadratnogo kornya i deleniya. Dlya kazhdoj operacii privedena sootvetstvujushhaya shema, realizovannaya sredstvami LabView. Osnovnaya cel' knigi sostoit v opisanii shemy processora sredstvami sredy LabView. Demonstriruetsya, chto ispol'zovanie matrichnogo processora sushhestvenno uskoryaet arifmeticheskie operacii.