Andere Kunden interessierten sich auch für
![Multi-Objective Optimization in Physical Synthesis of Integrated Circuits]( "Multi-Objective Optimization in Physical Synthesis of Integrated Circuits")
Multi-Objective Optimization in Physical Synthesis of Integrated Circuits74,99 €![Circuit Design for Reliability]( "Circuit Design for Reliability")
Circuit Design for Reliability76,99 €![Partial Reconfiguration on FPGAs]( "Partial Reconfiguration on FPGAs")
Partial Reconfiguration on FPGAs110,99 €![Introduction to Hardware Security and Trust]( "Introduction to Hardware Security and Trust")
Introduction to Hardware Security and Trust85,99 €![Transient and Permanent Error Control for Networks-on-Chip]( "Transient and Permanent Error Control for Networks-on-Chip")
Transient and Permanent Error Control for Networks-on-Chip74,99 €![Low Power Interconnect Design]( "Low Power Interconnect Design")
Low Power Interconnect Design74,99 €![System-Level Validation]( "System-Level Validation")
System-Level Validation76,99 €
This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories. This is a valuable reference for both FPGA system designers and CAD tool developers, concerned with logic synthesis for FPGAs.