Andere Kunden interessierten sich auch für
![Exploring Memory Hierarchy Design with Emerging Memory Technologies]( "Exploring Memory Hierarchy Design with Emerging Memory Technologies")
Exploring Memory Hierarchy Design with Emerging Memory Technologies74,99 €![Test Planning for Core-based Systems-on-chip]( "Test Planning for Core-based Systems-on-chip")
Test Planning for Core-based Systems-on-chip38,99 €![Networks on Chip]( "Networks on Chip")
Networks on Chip32,99 €![Parallel Computing on Distributed Memory Multiprocessors]( "Parallel Computing on Distributed Memory Multiprocessors")
Parallel Computing on Distributed Memory Multiprocessors77,99 €![Design Space Exploration of Network-on-Chip at System level]( "Design Space Exploration of Network-on-Chip at System level")
Design Space Exploration of Network-on-Chip at System level38,99 €![On and Off-Chip Crosstalk Avoidance in VLSI Design]( "On and Off-Chip Crosstalk Avoidance in VLSI Design")
On and Off-Chip Crosstalk Avoidance in VLSI Design81,99 €![Digital VLSI Design with Verilog]( "Digital VLSI Design with Verilog")
Digital VLSI Design with Verilog85,99 €
This book presents memory hierarchy design and data
access management methodology. First, memory
hierarchy design and data allocation problem is
discussed, followed by a compiler-driven approach to
data compression for reducing memory space
occupancy. Third, compiler supported loop-data
optimization problem to improve locality of data
accesses for a given application code is discussed.
Since parallelization is a key concept in achieving
the best performance, a constraint network based
formulation has been discussed in the fourth
chapter. In the last part, book discusses advanced
techniques such as the memory optimization in a 3D
architecture to minimize data access costs under
temperature.
access management methodology. First, memory
hierarchy design and data allocation problem is
discussed, followed by a compiler-driven approach to
data compression for reducing memory space
occupancy. Third, compiler supported loop-data
optimization problem to improve locality of data
accesses for a given application code is discussed.
Since parallelization is a key concept in achieving
the best performance, a constraint network based
formulation has been discussed in the fourth
chapter. In the last part, book discusses advanced
techniques such as the memory optimization in a 3D
architecture to minimize data access costs under
temperature.