Andere Kunden interessierten sich auch für
![Designing 2D and 3D Network-on-Chip Architectures]( "Designing 2D and 3D Network-on-Chip Architectures")
Designing 2D and 3D Network-on-Chip Architectures74,99 €![Reconfigurable Networks-on-Chip]( "Reconfigurable Networks-on-Chip")
Reconfigurable Networks-on-Chip74,99 €![Analysis and Design of Networks-on-Chip Under High Process Variation]( "Analysis and Design of Networks-on-Chip Under High Process Variation")
Analysis and Design of Networks-on-Chip Under High Process Variation74,99 €![3D Integration for NoC-based SoC Architectures]( "3D Integration for NoC-based SoC Architectures")
3D Integration for NoC-based SoC Architectures81,99 €![3D Integration for Noc-Based Soc Architectures]( "3D Integration for Noc-Based Soc Architectures")
3D Integration for Noc-Based Soc Architectures110,99 €![Photonic Network-on-Chip Design]( "Photonic Network-on-Chip Design")
Photonic Network-on-Chip Design74,99 €![Error Control for Network-on-Chip Links]( "Error Control for Network-on-Chip Links")
Error Control for Network-on-Chip Links74,99 €
This book provides a unified overview of network-on-chip router micro-architecture, the corresponding design opportunities and challenges, and existing solutions to overcome these challenges. The discussion focuses on the heart of a NoC, the NoC router, and how it interacts with the rest of the system. Coverage includes both basic and advanced design techniques that cover the entire router design space including router organization, flow control, pipelined operation, buffering architectures, as well as allocators' structure and algorithms. Router micro-architectural options are presented in a step-by-step manner beginning from the basic design principles. Even highly sophisticated design alternatives are categorized and broken down to simpler pieces that can be understood easily and analyzed. This book is an invaluable reference for system, architecture, circuit, and EDA researchers and developers, who are interested in understanding the overall picture of NoC routers' architecture, the associated design challenges, and the available solutions.