Carlos Molina

Microarchitecture to Exploit Repetitive Computations and Values

Redundant Stores, Non Redundant Data Cache, Instruction Level Reuse, Trace Level Reuse and Trace Level Speculation

• Broschiertes Buch

Produktbeschreibung

This book proposes several microarchitectural techniques that can be applied to various parts of current microprocessor designs to improve the memory system and to boost the execution of instructions. Some techniques attempt to ease the gap between processor and memory speeds, while the others attempt to alleviate the serialization caused by data dependences. The underlying aim behind all the proposed microarchitectural techniques is to exploit the repetitive behaviour in conventional programs. Instructions executed by real-world programs tend to be repetitious, in the sense that most of the data consumed and produced by several dynamic instructions are often the same. It is refereed the repetition of any source or result value as Value Repetition and the repetition of source values and operation as Computation Repetition. In particular, the techniques proposed for improving the memory system are based on exploiting the value repetition produced by store instructions, while the techniques proposed for boosting the execution of instructions are based on exploiting the computation repetition produced by all the instructions.

Produktdetails

• Verlag: LAP Lambert Academic Publishing
• Seitenzahl: 180
• Erscheinungstermin: 21. Mai 2010
• Englisch
• Abmessung: 220mm x 150mm x 11mm
• Gewicht: 286g
• ISBN-13: 9783838310862
• ISBN-10: 3838310861
• Artikelnr.: 26992404

Autorenporträt

Associate Professor at Rovira i Virgili University (URV),Tarragona, Spain. In 2005, he obtained the PhD at the Universitat Politècnica de Catalunya(UPC), Barcelona, Spain. His research was focused on multithreading architectures and datavalue reuse for superscalar processors. He is currently working on ChipMultiprocessors.