Andere Kunden interessierten sich auch für
![Large Scale Integrated Circuits Technology: State of the Art and Prospects]( "Large Scale Integrated Circuits Technology: State of the Art and Prospects")
Large Scale Integrated Circuits Technology: State of the Art and Prospects42,99 €![Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits]( "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits")
Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits125,99 €![Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits]( "Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits")
Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits83,99 €![On-Chip Inductance in High Speed Integrated Circuits]( "On-Chip Inductance in High Speed Integrated Circuits")
On-Chip Inductance in High Speed Integrated Circuits74,99 €![A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits]( "A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits")
A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits110,99 €![On-Chip ESD Protection for Integrated Circuits]( "On-Chip ESD Protection for Integrated Circuits")
On-Chip ESD Protection for Integrated Circuits183,99 €![Printed Organic and Molecular Electronics]( "Printed Organic and Molecular Electronics")
Printed Organic and Molecular Electronics170,99 €
Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits.
The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure.
Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure.
Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.