Andere Kunden interessierten sich auch für
![Current-Mode VLSI Analog Filters]( "Current-Mode VLSI Analog Filters")
Current-Mode VLSI Analog Filters37,99 €![VLSI-SoC: The Advanced Research for Systems on Chip]( "VLSI-SoC: The Advanced Research for Systems on Chip")
VLSI-SoC: The Advanced Research for Systems on Chip37,99 €![Cost-effective Methods for High-speed Nanometer CMOS VLSI Design]( "Cost-effective Methods for High-speed Nanometer CMOS VLSI Design")
Cost-effective Methods for High-speed Nanometer CMOS VLSI Design38,99 €![Interface Fundamentals in Microprocessor-Controlled Systems]( "Interface Fundamentals in Microprocessor-Controlled Systems")
Interface Fundamentals in Microprocessor-Controlled Systems166,99 €![Testing and Diagnosis of VLSI and ULSI]( "Testing and Diagnosis of VLSI and ULSI")
Testing and Diagnosis of VLSI and ULSI42,99 €![Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS]( "Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS")
Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS51,99 €![VLSI Layout Design and Digital Simulation with Microsoft® Excel]( "VLSI Layout Design and Digital Simulation with Microsoft® Excel")
VLSI Layout Design and Digital Simulation with Microsoft® Excel38,99 €
As CMOS technologies continue to scale well into
sub-100nm, there are a number of effects that might
change the tradeoffs involved in logic circuit
implementation. If gate oxide thicknesses continue to
shrink in the absence of other modifications, gate
leakage currents will become more significant than
subthreshold leakage. This would exacerbate the
growing problem of energy consumption, significantly
increasing static power. In addition, gate leakage
currents would have a negative impact on noise
margins. This could very well have an impact on the
tradeoffs between various choices of logic gate
implementations. In this thesis, I explore the
performance of monotonic static logic circuits in
this environment and their applications in high
performance low power VLSI circuits. The main goal of
this thesis is to provide a set of data to show the
usefulness of MS-CMOS logic family in sub-100nm CMOS
technologies. It is further intended to show that
MS-CMOS can be used along with static CMOS to achieve
a wider range of tradeoffs in VLSI circuits.
sub-100nm, there are a number of effects that might
change the tradeoffs involved in logic circuit
implementation. If gate oxide thicknesses continue to
shrink in the absence of other modifications, gate
leakage currents will become more significant than
subthreshold leakage. This would exacerbate the
growing problem of energy consumption, significantly
increasing static power. In addition, gate leakage
currents would have a negative impact on noise
margins. This could very well have an impact on the
tradeoffs between various choices of logic gate
implementations. In this thesis, I explore the
performance of monotonic static logic circuits in
this environment and their applications in high
performance low power VLSI circuits. The main goal of
this thesis is to provide a set of data to show the
usefulness of MS-CMOS logic family in sub-100nm CMOS
technologies. It is further intended to show that
MS-CMOS can be used along with static CMOS to achieve
a wider range of tradeoffs in VLSI circuits.