Andere Kunden interessierten sich auch für
![Nanometer Technology Designs]( "Nanometer Technology Designs")
Nanometer Technology Designs74,99 €![Static Timing Analysis for Nanometer Designs]( "Static Timing Analysis for Nanometer Designs")
Static Timing Analysis for Nanometer Designs114,99 €![Leakage in Nanometer CMOS Technologies]( "Leakage in Nanometer CMOS Technologies")
Leakage in Nanometer CMOS Technologies125,99 €![Static Timing Analysis for Nanometer Designs]( "Static Timing Analysis for Nanometer Designs")
Static Timing Analysis for Nanometer Designs338,99 €![Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs]( "Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs")
Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs81,99 €![Leakage in Nanometer CMOS Technologies]( "Leakage in Nanometer CMOS Technologies")
Leakage in Nanometer CMOS Technologies110,99 €![A Unified Approach for Timing Verification and Delay Fault Testing]( "A Unified Approach for Timing Verification and Delay Fault Testing")
A Unified Approach for Timing Verification and Delay Fault Testing83,99 €
Adopting new fabrication technologies not only provides higher integration and enhances performance, but also increases the types of manufacturing defects. With design size in millions of gates and working frequency in GHz timing-related defects havv become a high proportion of the total chip defects. For nanometer technology designs, the stuck-at fault test alone cannot ensure a high quality level of chips. At-speed tests using the transition fault model has become a requirement in technologies below 180nm.
Traditional at-speed test methods cannot guarantee high quality test results as they face many new challenges. Supply noise (including IR-drop, ground bounce, and Ldi/dt) effects on chip performance, high test pattern volume, low fault/defect coverage, small delay defect test pattern generation, high cost of test implementation and application, and utilizing low-cost testers are among these challenges. This book discusses these challenges in detail and proposes newtechniques and methodologies to improve the overall quality of the transition fault test.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Traditional at-speed test methods cannot guarantee high quality test results as they face many new challenges. Supply noise (including IR-drop, ground bounce, and Ldi/dt) effects on chip performance, high test pattern volume, low fault/defect coverage, small delay defect test pattern generation, high cost of test implementation and application, and utilizing low-cost testers are among these challenges. This book discusses these challenges in detail and proposes newtechniques and methodologies to improve the overall quality of the transition fault test.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.