Andere Kunden interessierten sich auch für
![1 Bit Full Adder Cell for reducing low leakage current]( "1 Bit Full Adder Cell for reducing low leakage current")
1 Bit Full Adder Cell for reducing low leakage current32,99 €![Design and Analysis of High Performance Full Adder Cell]( "Design and Analysis of High Performance Full Adder Cell")
Design and Analysis of High Performance Full Adder Cell32,99 €![Analysis of various DCVSL Structures and Implementation of Full Adder]( "Analysis of various DCVSL Structures and Implementation of Full Adder")
Analysis of various DCVSL Structures and Implementation of Full Adder32,99 €![Full Adder using CNFET for Mission Critical Applications]( "Full Adder using CNFET for Mission Critical Applications")
Full Adder using CNFET for Mission Critical Applications40,99 €![Cmos design of tree multiplier using low power vlsi and full adder]( "Cmos design of tree multiplier using low power vlsi and full adder")
Cmos design of tree multiplier using low power vlsi and full adder30,99 €![Analisi di varie strutture DCVSL e implementazione di un Full Adder]( "Analisi di varie strutture DCVSL e implementazione di un Full Adder")
Analisi di varie strutture DCVSL e implementazione di un Full Adder32,99 €![Full Adder utilizzando CNFET per applicazioni mission-critical]( "Full Adder utilizzando CNFET per applicazioni mission-critical")
Full Adder utilizzando CNFET per applicazioni mission-critical40,99 €
In recent years, low power design has become one of the prime focuses for digital VLSI circuits. As technology scales down, leakage currents in contemporary CMOS logic have become one of the main power consumers. Contrary to conventional methods for power reduction, operation of digital circuits in the subthreshold region minimizes power consumption in low-frequency systems. This book is based on pre-layout and post-layout simulations of a modified 9T full adder and 9T full adder circuit in subthreshold as well as super threshold region. The 9T circuit consists of a new logic, which is used to implement Sum module. This design remarkably reduces power consumption hence improves power-delay product (PDP) and temperature sustainability along with noise immunity and threshold loss when compared with the modified 8T adder. This book, therefore, provides a new metric of implementing high performance full adder circuit. This analysis should help shed some light on the new and exciting approach for achieving low power and high throughput adder cell and should be especially useful to post graduate students and research scholars in VLSI circuit design field.