Andere Kunden interessierten sich auch für
![Implementation of a Binary Floating Point Fused Multiply-Add Unit]( "Implementation of a Binary Floating Point Fused Multiply-Add Unit")
Implementation of a Binary Floating Point Fused Multiply-Add Unit32,99 €![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations44,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures]( "Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures")
Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures38,99 €![Design and Implementation of Floating Point Vedic Multiplier in VHDL]( "Design and Implementation of Floating Point Vedic Multiplier in VHDL")
Design and Implementation of Floating Point Vedic Multiplier in VHDL19,99 €![Standard-compliant decimal floating point]( "Standard-compliant decimal floating point")
Standard-compliant decimal floating point32,99 €![Low Power and Area Efficient 1024-Point FFT Processors]( "Low Power and Area Efficient 1024-Point FFT Processors")
Low Power and Area Efficient 1024-Point FFT Processors29,99 €
The Next-Generation Floating-Point Arithmetic Unit Using QCA for Low-Power Applications explores the use of Quantum-dot Cellular Automata for implementing a Floating-Point Arithmetic Unit at the Nano-scale, overcoming limitations of CMOS technology. The research involves designing efficient QCA-based 1-bit and 8-bit full adders, multipliers, and a novel Tree-Based Stack-Type comparator. The proposed FPAU is tested through the implementation of a Fast Fourier Transform algorithm, demonstrating significant improvements in area, power dissipation, and delay compared to existing CMOS-based architectures.