Andere Kunden interessierten sich auch für
![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Design of FFT Processor using Double Base Number System]( "Design of FFT Processor using Double Base Number System")
Design of FFT Processor using Double Base Number System32,99 €![Digital Baseband Processor for 802.11a in a Reconfigurable Environment]( "Digital Baseband Processor for 802.11a in a Reconfigurable Environment")
Digital Baseband Processor for 802.11a in a Reconfigurable Environment32,99 €![Vedic Mathematics & its Significance]( "Vedic Mathematics & its Significance")
Vedic Mathematics & its Significance26,99 €![OFDM - A VLSI Approach]( "OFDM - A VLSI Approach")
OFDM - A VLSI Approach32,99 €![Analysis and Performance of DWPT-OFDM and Sliding Window Techniques]( "Analysis and Performance of DWPT-OFDM and Sliding Window Techniques")
Analysis and Performance of DWPT-OFDM and Sliding Window Techniques44,99 €![Wireless Broadband Access Technologies]( "Wireless Broadband Access Technologies")
Wireless Broadband Access Technologies44,99 €
Electrical motors are vital components of many industrial processes and their operation failure can lead to loss in production. Motors are found in many applications in industrial apparatus.Conditioned monitoring of the motor enables early detection of abnormalities; for proactive response maintenance procedures to avoid catastrophe. The diagnosis of motor faults improves the efficiency of industrial plants. Meanwhile the precise analysis and accurate measurement of harmonic provides a reliable scientific industrial application. Hence, the high performance DSP processor is the important method of electrical harmonic analysis. In this book, the effort was taken to implement a novel high-resolution single chip 1024-point FFT processor architecture for improvement of the harmonic measurement techniques. The book starts with design then followed by the simulation and its hardware implementation to demonstrate the benefit that is achieved by the proposed 1024-point FFT processor. Pipelining and parallel implementation were incorporated in order to enhance the performance.