Beschreibung
Produktdetails
Einband
Taschenbuch
Erscheinungsdatum
02.06.2009
Verlag
VDMSeitenzahl
308
Maße (L/B/H)
22/15/1,8 cm
Gewicht
477 g
Sprache
Englisch
ISBN
978-3-639-15724-6
With the decrease in feature size of CMOS integrated
circuits, interconnect design has become an
important issue in high speed, high complexity
integrated circuits. Different design methodologies
have been proposed to improve circuit performance.
Wire sizing, driver sizing, repeater insertion, and
wire shaping are common techniques to enhance
circuit performance.
With increasing signal frequencies and the
corresponding decrease in signal transition times,
the interconnect impedance can behave inductively.
Line inductance introduces new tradeoffs in
interconnect design and driver sizing to decrease
the circuit delay. Different design methodologies
under an inductive environment are described in this
book. Including line inductance in the design
process can enhance both the delay and power as well
as improve the accuracy of the overall design
process. By including the on-chip inductance, the
efficiency of different circuit design techniques
such as wire sizing, driver sizing, repeater
insertion, and line tapering can be greatly
enhanced.
circuits, interconnect design has become an
important issue in high speed, high complexity
integrated circuits. Different design methodologies
have been proposed to improve circuit performance.
Wire sizing, driver sizing, repeater insertion, and
wire shaping are common techniques to enhance
circuit performance.
With increasing signal frequencies and the
corresponding decrease in signal transition times,
the interconnect impedance can behave inductively.
Line inductance introduces new tradeoffs in
interconnect design and driver sizing to decrease
the circuit delay. Different design methodologies
under an inductive environment are described in this
book. Including line inductance in the design
process can enhance both the delay and power as well
as improve the accuracy of the overall design
process. By including the on-chip inductance, the
efficiency of different circuit design techniques
such as wire sizing, driver sizing, repeater
insertion, and line tapering can be greatly
enhanced.
Noch keine Bewertungen vorhanden
Verfassen Sie die erste Bewertung zu diesem Artikel
Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.
Kurze Frage zu unserer Seite
Vielen Dank für dein Feedback
Wir nutzen dein Feedback, um unsere Produktseiten zu verbessern. Bitte habe Verständnis, dass wir dir keine Rückmeldung geben können. Falls du Kontakt mit uns aufnehmen möchtest, kannst du dich aber gerne an unseren Kund*innenservice wenden.
zum Kundenservice