Andere Kunden interessierten sich auch für
![High-Level Verification]( "High-Level Verification")
High-Level Verification74,99 €![Run-time Adaptation for Reconfigurable Embedded Processors]( "Run-time Adaptation for Reconfigurable Embedded Processors")
Run-time Adaptation for Reconfigurable Embedded Processors74,99 €![Scalable Techniques for Formal Verification]( "Scalable Techniques for Formal Verification")
Scalable Techniques for Formal Verification82,99 €![On and Off-Chip Crosstalk Avoidance in VLSI Design]( "On and Off-Chip Crosstalk Avoidance in VLSI Design")
On and Off-Chip Crosstalk Avoidance in VLSI Design81,99 €![C Compilers for ASIPs]( "C Compilers for ASIPs")
C Compilers for ASIPs96,99 €![Analysis and Design of Resilient VLSI Circuits]( "Analysis and Design of Resilient VLSI Circuits")
Analysis and Design of Resilient VLSI Circuits81,99 €![Designing Embedded Systems with the SIGNAL Programming Language]( "Designing Embedded Systems with the SIGNAL Programming Language")
Designing Embedded Systems with the SIGNAL Programming Language81,99 €
Functional verification is an art as much as a science. It requires not only creativity and cunning, but also a clear methodology to approach the problem. The Open Verification Methodology (OVM) is a leading-edge methodology for verifying designs at multiple levels of abstraction. It brings together ideas from electrical, systems, and software engineering to provide a complete methodology for verifying large scale System-on-Chip (SoC) designs. OVM defines an approach for developing testbench architectures so they are modular, configurable, and reusable.
This book is designed to help both novice and experienced verification engineers master the OVM through extensive examples. It describes basic verification principles and explains the essentials of transaction-level modeling (TLM). It leads readers from a simple connection of a producer and a consumer through complete self-checking testbenches. It explains construction techniques for building configurable, reusable testbench components and how to use TLM to communicate between them. Elements such as agents and sequences are explained in detail.
This book is designed to help both novice and experienced verification engineers master the OVM through extensive examples. It describes basic verification principles and explains the essentials of transaction-level modeling (TLM). It leads readers from a simple connection of a producer and a consumer through complete self-checking testbenches. It explains construction techniques for building configurable, reusable testbench components and how to use TLM to communicate between them. Elements such as agents and sequences are explained in detail.