Andere Kunden interessierten sich auch für
![Radiation and Scattering from Bodies Coated with Metamaterials by GPU]( "Radiation and Scattering from Bodies Coated with Metamaterials by GPU")
Radiation and Scattering from Bodies Coated with Metamaterials by GPU38,99 €![Minimizing Operation Time For Postgraduate Registration Using D.E.S.]( "Minimizing Operation Time For Postgraduate Registration Using D.E.S.")
Minimizing Operation Time For Postgraduate Registration Using D.E.S.19,99 €![Space Receive Diversity Techniques for Massive MIMO System]( "Space Receive Diversity Techniques for Massive MIMO System")
Space Receive Diversity Techniques for Massive MIMO System23,99 €![Positioning in 4G]( "Positioning in 4G")
Positioning in 4G32,99 €![Scheduling in High-Level Synthesis]( "Scheduling in High-Level Synthesis")
Scheduling in High-Level Synthesis36,99 €![Efficient Speaker Identification from Speech Transmitted on Bluetooth]( "Efficient Speaker Identification from Speech Transmitted on Bluetooth")
Efficient Speaker Identification from Speech Transmitted on Bluetooth36,99 €![Implementation of Cognitive Radio Spectrum sensing circuit using TSPRT algorithm]( "Implementation of Cognitive Radio Spectrum sensing circuit using TSPRT algorithm")
Implementation of Cognitive Radio Spectrum sensing circuit using TSPRT algorithm27,95 €
The GPU has become an essential block for the embedded system devices. The GPU's main purpose is to accelerate the rendering of images, animations and videos. This process is essential for many devices such as smart phones, tablets, and gaming devices. This book introduces CUGPU, the Cairo University GPU, architecture based on Common-Lite (CL) pro le of the Open Graphics Library for Embedded System 1.1 (OpenGL ES 1.1). CUGPU provides high-performance support of the xed-function 3D graphics pipeline. Moreover, CUGPU can be integrated with the Cairo University SPARC (CUSPARC) processor into a complete embedded system. Two designs of the line rasterization algorithm were implemented using VHDL code and synthesized at the TSMC 65 nm low power technology node. The first design scores a typical clock frequency of 270 MHz and an area of 0.088 mm2. The second design scores a typical clock frequency of 200 MHz and an area of 0.052 mm2.