Andere Kunden interessierten sich auch für
![Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench]( "Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench")
Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench125,99 €![Neural Models and Algorithms for Digital Testing]( "Neural Models and Algorithms for Digital Testing")
Neural Models and Algorithms for Digital Testing83,99 €![On-Chip Inductance in High Speed Integrated Circuits]( "On-Chip Inductance in High Speed Integrated Circuits")
On-Chip Inductance in High Speed Integrated Circuits74,99 €![Testing and Reliable Design of CMOS Circuits]( "Testing and Reliable Design of CMOS Circuits")
Testing and Reliable Design of CMOS Circuits125,99 €![Sequential Logic Synthesis]( "Sequential Logic Synthesis")
Sequential Logic Synthesis83,99 €![Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits]( "Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits")
Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits110,99 €![Logic Synthesis for Field-Programmable Gate Arrays]( "Logic Synthesis for Field-Programmable Gate Arrays")
Logic Synthesis for Field-Programmable Gate Arrays83,99 €
Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.