OPTIMIZATION OF THERMAL AWARE MULTILEVEL ROUTING FOR 3D IC - K, Pandiaraj
51,99 €
inkl. MwSt.
Versandkostenfrei*
Versandfertig in 6-10 Tagen
payback
26 °P sammeln
  • Broschiertes Buch

Very Large Scale Integration (VLSI) is a process of creating an integrated circuit by linking a large number of transistors into a single chip. A 3D IC provides a positive effect on both execution and wirelength in a power system. A three dimensional integrated circuit would become a developing process where connection delays and power get reduced. The several layers of 3D IC which have been linked could be performed by utilizing through silicon via method. It offers better performance than the conventional approach due to decreased length and power consumption. A test access mechanism…mehr

Andere Kunden interessierten sich auch für
Produktbeschreibung
Very Large Scale Integration (VLSI) is a process of creating an integrated circuit by linking a large number of transistors into a single chip. A 3D IC provides a positive effect on both execution and wirelength in a power system. A three dimensional integrated circuit would become a developing process where connection delays and power get reduced. The several layers of 3D IC which have been linked could be performed by utilizing through silicon via method. It offers better performance than the conventional approach due to decreased length and power consumption. A test access mechanism technique has become significant owing to the impact of sinking routing cost. If a large number of TSV has been employed, then it leads to superior area consumption and increases ultimate chip cost. Uneven distribution of TSV is occurred owing to the bonding stratum procedure. It affects not only the area but also wirelength and temperature. At the routing phase, through silicon via could be done by identifying whitespace from integrated circuit system.
Autorenporträt
Dr. K. PANDIARAJ wurde im Mai 1985 in Muhavoor, Tamil Nadu, Indien, geboren. Im Jahr 2006 erwarb er einen B.E. in Elektronik und Kommunikationstechnik an der Anna University, Chennai, 2008 einen M.Tech in VLSI DESIGN an der Anna University, Chennai, und 2021 einen Ph.D. an der Kalasalingam Academy of Research and Education in Krishnankoil.