Andere Kunden interessierten sich auch für
![Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design]( "Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design")
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design74,99 €![Languages, Design Methods, and Tools for Electronic System Design]( "Languages, Design Methods, and Tools for Electronic System Design")
Languages, Design Methods, and Tools for Electronic System Design37,99 €![Invasive Tightly Coupled Processor Arrays]( "Invasive Tightly Coupled Processor Arrays")
Invasive Tightly Coupled Processor Arrays74,99 €![High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip]( "High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip")
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip74,99 €![Introduction to Logic Circuits & Logic Design with VHDL]( "Introduction to Logic Circuits & Logic Design with VHDL")
Introduction to Logic Circuits & Logic Design with VHDL60,99 €![Model-Driven Design Using IEC 61499]( "Model-Driven Design Using IEC 61499")
Model-Driven Design Using IEC 6149983,99 €![Model-Driven Design Using IEC 61499]( "Model-Driven Design Using IEC 61499")
Model-Driven Design Using IEC 6149974,99 €
This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today's multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays' multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.