Andere Kunden interessierten sich auch für
![Frequency Synthesis Of All Digital Phase Locked Loop]( "Frequency Synthesis Of All Digital Phase Locked Loop")
Frequency Synthesis Of All Digital Phase Locked Loop35,99 €![Low Power Phase Locked Loop With Multiple Output Using VLSI Technology]( "Low Power Phase Locked Loop With Multiple Output Using VLSI Technology")
Low Power Phase Locked Loop With Multiple Output Using VLSI Technology35,99 €![A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop]( "A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop")
A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop51,99 €![Optical Phase Locked Loop for Remote Carrier Signal Generation]( "Optical Phase Locked Loop for Remote Carrier Signal Generation")
Optical Phase Locked Loop for Remote Carrier Signal Generation40,99 €![Phase Locked LOOP]( "Phase Locked LOOP")
Phase Locked LOOP29,99 €![A Fully Integrated Phase Locked Loop at 61.44 GHz for High-Speed Wireless LANs]( "A Fully Integrated Phase Locked Loop at 61.44 GHz for High-Speed Wireless LANs")
A Fully Integrated Phase Locked Loop at 61.44 GHz for High-Speed Wireless LANs24,80 €![Theory of the Non-linear Analog Phase Locked Loop]( "Theory of the Non-linear Analog Phase Locked Loop")
Theory of the Non-linear Analog Phase Locked Loop83,99 €
High-performance digital systems use clocks to sequence operations and synchronize between functional units and between ICs. Clock frequencies and data rates have been increasing with each generation of processing technology and processor architecture. Phase locked-loops (PLLs) are widely used to generate well-timed on-chip clocks in high-performance digital systems. A PLL is a closed loop frequency system that locks the phase of an output signal to an input reference signal. PLL s are widely used in computer, radio, and telecommunications systems where it is necessary to stabilize a generated signal or to detect signals. The term lock refers to a constant or zero phase difference between two signals. The signal from the feedback path is compared to the input reference signal,until the two signals are locked. If the phase is unmatched, this is called the unlocked state, and the signal is sent to each component in the loop to correct the phase difference. These components consist of the Phase Frequency Detector (PFD), the charge pump (CP), the low pass filter (LPF), the voltage controlled oscillator (VCO) and divide by counter.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.