Andere Kunden interessierten sich auch für
![A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop]( "A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop")
A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop46,99 €![Phase Locked LOOP]( "Phase Locked LOOP")
Phase Locked LOOP26,99 €![Design of DPLL using CMOS Technology]( "Design of DPLL using CMOS Technology")
Design of DPLL using CMOS Technology23,99 €![Voltage Controlled Ring Oscillators: Design Prospective & Applications]( "Voltage Controlled Ring Oscillators: Design Prospective & Applications")
Voltage Controlled Ring Oscillators: Design Prospective & Applications42,99 €![Desenho de DPLL usando Tecnologia CMOS]( "Desenho de DPLL usando Tecnologia CMOS")
Desenho de DPLL usando Tecnologia CMOS23,99 €![Entwurf einer DPLL in CMOS-Technologie]( "Entwurf einer DPLL in CMOS-Technologie")
Entwurf einer DPLL in CMOS-Technologie35,90 €![Conception d'un DPLL utilisant la technologie CMOS]( "Conception d'un DPLL utilisant la technologie CMOS")
Conception d'un DPLL utilisant la technologie CMOS23,99 €
A phase-locked loop (PLL) is a feedback system in which a phase comparator or detector drives a voltage controlled oscillator (VCO) in a feedback loop to make the oscillator frequency (or phase) accurately track that of an applied reference frequency. A filter circuit is typically required to integrate and smooth the positive or negative error signal-and promote loop stability. A frequency divider is often included in the feedback path to establish the output frequency (within the range of the VCO) as a multiple of the reference frequency. The divider can be implemented so that the frequency multiple, N, will be either an integer or a fractional number, characterizing the PLL as an integer-N PLL or a fractional-N PLL. But if a VCO's output signal frequency were always predictable with no variation, there would be no need to use feedback control to correct the error in frequency which is known as direct digital synthesizer (DDS).