Andere Kunden interessierten sich auch für
![Verilog(r) QuickStart]( "Verilog(r) QuickStart")
Verilog(r) QuickStart110,99 €![Constraining Designs for Synthesis and Timing Analysis]( "Constraining Designs for Synthesis and Timing Analysis")
Constraining Designs for Synthesis and Timing Analysis105,99 €![Generating Hardware Assertion Checkers]( "Generating Hardware Assertion Checkers")
Generating Hardware Assertion Checkers74,99 €![Scalable Hardware Verification with Symbolic Simulation]( "Scalable Hardware Verification with Symbolic Simulation")
Scalable Hardware Verification with Symbolic Simulation76,99 €![Post-Silicon and Runtime Verification for Modern Processors]( "Post-Silicon and Runtime Verification for Modern Processors")
Post-Silicon and Runtime Verification for Modern Processors110,99 €![Energy Harvesting Systems]( "Energy Harvesting Systems")
Energy Harvesting Systems119,99 €![Nanoscale Memory Repair]( "Nanoscale Memory Repair")
Nanoscale Memory Repair81,99 €
This presents verification and debugging techniques for VLSI designs. Unique in scope, this volume covers many aspects of post-silicon verification and debugging methods that utilize high-level design information, such as design descriptions in C/C++.
This book describes techniques for how to verify and debug VLSI designs when bugs are found after the chips are fabricated and used in the field. This is the first book to cover many aspects of post-silicon verification and debugging techniques that utilize high-level design information, such as design descriptions in C/C++. Using high-level analysis on the error traces generated by fabricated chips maximizes the efficiency of the verification and debugging techniques presented in this book. Experimental results are included for real applications of the techniques presented.
This book describes techniques for how to verify and debug VLSI designs when bugs are found after the chips are fabricated and used in the field. This is the first book to cover many aspects of post-silicon verification and debugging techniques that utilize high-level design information, such as design descriptions in C/C++. Using high-level analysis on the error traces generated by fabricated chips maximizes the efficiency of the verification and debugging techniques presented in this book. Experimental results are included for real applications of the techniques presented.