Andere Kunden interessierten sich auch für
![Thermal Aware Testing Techniques for Digital VLSI Circuits]( "Thermal Aware Testing Techniques for Digital VLSI Circuits")
Thermal Aware Testing Techniques for Digital VLSI Circuits36,99 €![Power Efficient Thermal Aware Task Allocation]( "Power Efficient Thermal Aware Task Allocation")
Power Efficient Thermal Aware Task Allocation26,99 €![Test Vector Reordering Method for Low Power Testing]( "Test Vector Reordering Method for Low Power Testing")
Test Vector Reordering Method for Low Power Testing32,99 €![OPTIMIZATION OF THERMAL AWARE MULTILEVEL ROUTING FOR 3D IC]( "OPTIMIZATION OF THERMAL AWARE MULTILEVEL ROUTING FOR 3D IC")
OPTIMIZATION OF THERMAL AWARE MULTILEVEL ROUTING FOR 3D IC51,99 €![Aspects of Spectrum Sensing]( "Aspects of Spectrum Sensing")
Aspects of Spectrum Sensing40,99 €![ADVANCEMENTS IN ENERGY STORAGE TECHNOLOGIES]( "ADVANCEMENTS IN ENERGY STORAGE TECHNOLOGIES")
ADVANCEMENTS IN ENERGY STORAGE TECHNOLOGIES44,99 €![A Practical Approach to VLSI System on Chip (SoC) Design]( "A Practical Approach to VLSI System on Chip (SoC) Design")
A Practical Approach to VLSI System on Chip (SoC) Design65,99 €
Testing is the most crucial part of VLSI Design cycle, which evaluates the quality and defect-free functionality of an integrated circuit. Exponentially growing design complexity demands for an enormous amount of test data to test an IC for different possible faults. The demand of shorter design turnaround time often encourages the test engineers to test multiple modules concurrently, helping to reduce the overall test time. On the other hand, overlapping testing of multiple modules increases the power consumption and temperature manifold, which in turn, may cause serious damage to the chip due to overheating and burning. An efficient test scheduling strategy plays a vital role to meet the criteria of low power and temperature simultaneously with lower test time. This book discusses different problems arise due to high test mode power and temperature and viable solutions to reduce test time without violating the system level power and temperature tolerance limits. It also discusses thermal-safe strategies to store the enormous amount of test data in a compressed manner to reduce the storage cost as well as the temperature of the chip.