Andere Kunden interessierten sich auch für
![Power and Area Optimization in NoC by using Tailor Made Partitioning]( "Power and Area Optimization in NoC by using Tailor Made Partitioning")
Power and Area Optimization in NoC by using Tailor Made Partitioning32,99 €![Network Partitioning & IP Placement in Network-on-Chip (NoC)]( "Network Partitioning & IP Placement in Network-on-Chip (NoC)")
Network Partitioning & IP Placement in Network-on-Chip (NoC)32,99 €![Performance Optimization in Network-on-Chip (NoC) Architecture]( "Performance Optimization in Network-on-Chip (NoC) Architecture")
Performance Optimization in Network-on-Chip (NoC) Architecture26,99 €![FPGA Implementation of Priority Rank Based Routing Algorithm]( "FPGA Implementation of Priority Rank Based Routing Algorithm")
FPGA Implementation of Priority Rank Based Routing Algorithm26,99 €![Fundamentals of NoC Router Design]( "Fundamentals of NoC Router Design")
Fundamentals of NoC Router Design26,99 €![An Efficient Methodology for VLSI Circuit Partitioning]( "An Efficient Methodology for VLSI Circuit Partitioning")
An Efficient Methodology for VLSI Circuit Partitioning23,99 €![Hardware/software partitioning]( "Hardware/software partitioning")
Hardware/software partitioning32,99 €
This book presents the power optimization consumption for Network-on-Chip (NoC) architecture based on network partitioning (NP). The new methodology is proposed to reduce the total power consumption in NoC by utilizing network partitioning (NP) technique to solve the NoC s problem so that it gives a satisfactory performance with the use of high speed, complex ICs in mobile and portable applications. The development of NoC communication power is to estimate the total power consumption in NoC-based communication system. This algorithm will consists of vertex mapping to Processing Elements (PE), delay optimization and node mapping. This power consumption mapped on the mesh topology which verified through mpeg-4 video application as a case study.