Andere Kunden interessierten sich auch für
![Design & Performance Evaluation of Arithmetic Units in DSM]( "Design & Performance Evaluation of Arithmetic Units in DSM")
Design & Performance Evaluation of Arithmetic Units in DSM32,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Implementation of a Binary Floating Point Fused Multiply-Add Unit]( "Implementation of a Binary Floating Point Fused Multiply-Add Unit")
Implementation of a Binary Floating Point Fused Multiply-Add Unit32,99 €![Design and Implementation of Floating Point Vedic Multiplier in VHDL]( "Design and Implementation of Floating Point Vedic Multiplier in VHDL")
Design and Implementation of Floating Point Vedic Multiplier in VHDL19,99 €![Standard-compliant decimal floating point]( "Standard-compliant decimal floating point")
Standard-compliant decimal floating point32,99 €![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations44,99 €![Formal Verification of Floating-Point Hardware Design]( "Formal Verification of Floating-Point Hardware Design")
Formal Verification of Floating-Point Hardware Design63,99 €
Arithmetic operations traditionally used fixed-point processing because it makes them less expensive. In integer and fixed-point arithmetic, multipliers are larger, slower and consume much more power than adders, which are often neglected in performance evaluation of DSP systems. In floating-point arithmetic that is not true and in this thesis we show that multipliers and adders are equally important. The thesis also emphasizes low power design. Some of the basic digital filter network structures, built with FP arithmetic units, are revisited to map their performance with different filtering functions. It presents filter network structures transformed from their original form to accommodate pipe-lined arithmetic units. These filter structures can also be implemented with fixed-point arithmetic units because of the speed advantage they provide. Hardware synthesis of the structures, show that FIR filter Direct form sructure using an adder tree consumes less power than Direct form structure using a chain of adders and its transposed form. They also show that for IIR filters, Direct form II using standard floating-point arithmetic units is power optimal.