Andere Kunden interessierten sich auch für
![An Introduction to RISC V. "e;Reduced Instruction Set Computer"e; Processor]( "An Introduction to RISC V. "e;Reduced Instruction Set Computer"e; Processor")
An Introduction to RISC V. "e;Reduced Instruction Set Computer"e; Processor18,95 €![Complex Instruction set Computing]( "Complex Instruction set Computing")
Complex Instruction set Computing32,99 €![One Instruction Set Computer]( "One Instruction Set Computer")
One Instruction Set Computer19,99 €![XOP Instruction Set]( "XOP Instruction Set")
XOP Instruction Set22,99 €![Very Long Instruction Word]( "Very Long Instruction Word")
Very Long Instruction Word19,99 €![Supervisor Call Instruction]( "Supervisor Call Instruction")
Supervisor Call Instruction29,99 €![x86 Instruction Listings]( "x86 Instruction Listings")
x86 Instruction Listings19,99 €
![An Introduction to RISC V. "e;Reduced Instruction Set Computer"e; Processor](https://bilder.buecher.de/produkte/70/70899/70899342n.jpg "An Introduction to RISC V. "e;Reduced Instruction Set Computer"e; Processor")
High Quality Content by WIKIPEDIA articles! Reduced instruction set computing, or RISC (pronounced / r sk/), is a CPU design strategy based on the insight that simplified instructions can provide higher performance if this simplicity enables much faster execution of each instruction. A computer based on this strategy is a reduced instruction set computer (also RISC). There are many proposals for precise definitions, but the term is slowly being replaced by the more descriptive load-store architecture. Well known RISC families include DEC Alpha, AMD 29k, ARC, ARM, Atmel AVR, MIPS, PA-RISC, Power (including PowerPC), SuperH, and SPARC.