Andere Kunden interessierten sich auch für
![Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms]( "Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms")
Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms189,99 €![Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms]( "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms")
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms110,99 €![Advanced Memory Optimization Techniques for Low-Power Embedded Processors]( "Advanced Memory Optimization Techniques for Low-Power Embedded Processors")
Advanced Memory Optimization Techniques for Low-Power Embedded Processors74,99 €![Dynamic System Reconfiguration in Heterogeneous Platforms]( "Dynamic System Reconfiguration in Heterogeneous Platforms")
Dynamic System Reconfiguration in Heterogeneous Platforms110,99 €![Global Specification and Validation of Embedded Systems]( "Global Specification and Validation of Embedded Systems")
Global Specification and Validation of Embedded Systems74,99 €![Platform Based Design at the Electronic System Level]( "Platform Based Design at the Electronic System Level")
Platform Based Design at the Electronic System Level122,99 €![Ingredients for Successful System Level Design Methodology]( "Ingredients for Successful System Level Design Methodology")
Ingredients for Successful System Level Design Methodology83,99 €
The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare's BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare's BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.