Andere Kunden interessierten sich auch für
![Reuse Techniques for VLSI Design]( "Reuse Techniques for VLSI Design")
Reuse Techniques for VLSI Design83,99 €![System Level Design Model with Reuse of System IP]( "System Level Design Model with Reuse of System IP")
System Level Design Model with Reuse of System IP74,99 €![System Level Design Model with Reuse of System IP]( "System Level Design Model with Reuse of System IP")
System Level Design Model with Reuse of System IP122,99 €![System-on-Chip for Real-Time Applications]( "System-on-Chip for Real-Time Applications")
System-on-Chip for Real-Time Applications125,99 €![System-on-Chip for Real-Time Applications]( "System-on-Chip for Real-Time Applications")
System-on-Chip for Real-Time Applications125,99 €![Interconnect-Centric Design for Advanced SOC and NOC]( "Interconnect-Centric Design for Advanced SOC and NOC")
Interconnect-Centric Design for Advanced SOC and NOC110,99 €![Architecture Exploration for Embedded Processors with LISA]( "Architecture Exploration for Embedded Processors with LISA")
Architecture Exploration for Embedded Processors with LISA125,99 €
Reuse Techniques for VLSI Design is a reflection on the current state of the art in design reuse for microelectronic systems. To that end, it is the first book to garner the input of leading experts from both research and application areas. These experts document herein not only their more mature approaches, but also their latest research results.
Firstly, it sets out the background and support from international organisations that enforce System-on-a-Chip (SoC) design by reuse- oriented methodologies. This overview is followed by a number of technical presentations covering different requirements of the reuse domain. These are presented from different points of view, i.e., IP provider, IP user, designer, isolated reuse, intra-company or inter-company reuse. More general systems or case studies, e.g., metrics, are followed by comprehensive reuse systems, e.g., reuse management systems partly including business models.
Since design reuse must not be restricted to digital components, mixed- signal and analog reuse approaches are also presented. In parallel to the digital domain, this area covers research in reuse database design. Design verification and legal aspects are two important topics that are closely related to the realization of design reuse. These hot topics are covered by presentations that finalize the survey of outstanding research, development and application of design reuse for SoC design. Reuse Techniques for VLSI Design is an invaluable reference for researchers and engineers involved in VLSI/ASIC design.
Firstly, it sets out the background and support from international organisations that enforce System-on-a-Chip (SoC) design by reuse- oriented methodologies. This overview is followed by a number of technical presentations covering different requirements of the reuse domain. These are presented from different points of view, i.e., IP provider, IP user, designer, isolated reuse, intra-company or inter-company reuse. More general systems or case studies, e.g., metrics, are followed by comprehensive reuse systems, e.g., reuse management systems partly including business models.
Since design reuse must not be restricted to digital components, mixed- signal and analog reuse approaches are also presented. In parallel to the digital domain, this area covers research in reuse database design. Design verification and legal aspects are two important topics that are closely related to the realization of design reuse. These hot topics are covered by presentations that finalize the survey of outstanding research, development and application of design reuse for SoC design. Reuse Techniques for VLSI Design is an invaluable reference for researchers and engineers involved in VLSI/ASIC design.