Andere Kunden interessierten sich auch für
![Design of Low Power and High Performance Logic Circuits]( "Design of Low Power and High Performance Logic Circuits")
Design of Low Power and High Performance Logic Circuits40,99 €![Design Of Low Power Approximate Adders]( "Design Of Low Power Approximate Adders")
Design Of Low Power Approximate Adders23,99 €![Analysis of Low Power Methodologies for Multiplier]( "Analysis of Low Power Methodologies for Multiplier")
Analysis of Low Power Methodologies for Multiplier51,99 €![Digital Circuits Using Subthreshold Leakage Power Reduction Techniques]( "Digital Circuits Using Subthreshold Leakage Power Reduction Techniques")
Digital Circuits Using Subthreshold Leakage Power Reduction Techniques32,99 €![Low Power High Performance Sequential Logic Design]( "Low Power High Performance Sequential Logic Design")
Low Power High Performance Sequential Logic Design32,99 €![Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications]( "Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications")
Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications110,99 €![Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications]( "Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications")
Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications125,99 €
The present-day market has high demand for high functionality portable electronic devices whereas high performance chips are exceeding power dissipation limits. The feature size of the transistor came down drastically that power per unit area is more and demanding heat removal and cooling cost. Leakage Power is the prime factor in deep sub-micron designs. As the technology advances, leakage power dominates the switching power. This book emphasises the reduction of leakage power in standby mode using self-sleep circuits in distributed MTCMOS. The sizing and routing overheads in MTCMOS with sleep devices are reduced by using the self-sleep circuit. The effort is to target the challenges and design complexities related to sleep signal routing in distributed MTCMOS designs. The self-sleep circuit maintains good sleep signal integrity as it takes the well-defined clock signal of the chip as its only input. Self-sleep circuits are discussed which are incorporated in the designs of simple General Purpose Microprocessor and Fast Fourier Transform (FFT) Processor.