Andere Kunden interessierten sich auch für
![ASIC Design of the Opensparc T1 Processor Core]( "ASIC Design of the Opensparc T1 Processor Core")
ASIC Design of the Opensparc T1 Processor Core48,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA29,99 €![Scheduling Concepts And Testing of Reconfigurable Embedded Core Units]( "Scheduling Concepts And Testing of Reconfigurable Embedded Core Units")
Scheduling Concepts And Testing of Reconfigurable Embedded Core Units51,99 €![The Chaos-Based Dual Entropy Core TRNG on FPGA]( "The Chaos-Based Dual Entropy Core TRNG on FPGA")
The Chaos-Based Dual Entropy Core TRNG on FPGA44,99 €![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design29,99 €![A Novel DC ¿ AC Single Phase Resonant Inverter by using Soft Switching]( "A Novel DC ¿ AC Single Phase Resonant Inverter by using Soft Switching")
A Novel DC ¿ AC Single Phase Resonant Inverter by using Soft Switching39,99 €![Advanced AES Core]( "Advanced AES Core")
Advanced AES Core39,99 €
This book present an application study in data logging device. The new kind of soft-core processor was designed based on NIOS II technology. The device make use of NIOS II processor provided by ALT ERA to be implemented in FPGA.NIOS II is a versatile embedded processor family that presents high performance and has been created for FPGA. Author targets implementation NIOS II soft core processor from Altera FPGA Platform. Also one of the FPGA vendor XILINX, are providing Micro Blaze & Pico Blaze RISC architecture. This is of 32 bit processing architecture. Author has implemented one simple digital circuit design on implementation of 8 bit asynchronous counter along with multiplexed seven segments LED Display Driver. For HDL based circuit design Xilinx synthesis tool version 9.1 was used. Also after having success in this implementation author has implemented NIOSII soft core processor using QuartusII 10.1 & SOPC Builder Tool from Altera.It reduces the hardware without changing the design by using SOPC approach.It will definitely help the people who are having the field interest in FPGA , ALTERA and NIOS II.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.