Andere Kunden interessierten sich auch für
![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Implementation of a Binary Floating Point Fused Multiply-Add Unit]( "Implementation of a Binary Floating Point Fused Multiply-Add Unit")
Implementation of a Binary Floating Point Fused Multiply-Add Unit32,99 €![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations44,99 €![Next-Generation Floating-Point Arithmetic Unit]( "Next-Generation Floating-Point Arithmetic Unit")
Next-Generation Floating-Point Arithmetic Unit44,99 €![Design and Implementation of Floating Point Vedic Multiplier in VHDL]( "Design and Implementation of Floating Point Vedic Multiplier in VHDL")
Design and Implementation of Floating Point Vedic Multiplier in VHDL19,99 €![Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures]( "Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures")
Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures38,99 €![Formal Verification of Floating-Point Hardware Design]( "Formal Verification of Floating-Point Hardware Design")
Formal Verification of Floating-Point Hardware Design63,99 €
Most computers today support binary floating-point in hardware. While suitable for many purposes, it should not be used for financial, commercial and user-centric applications or web services because the decimal data used in these applications cannot be represented exactly using binary floating-point. The problems of binary floating-point can be avoided by using base 10 (decimal) exponents and preserving those exponents where possible. The design performs addition and subtraction on 64-bit operands in a single path adder with exception handling fulfilling the released standard and it can easily be extended to also support operations on 128-bit decimal floating-point numbers. The overall performance of the decimal adder was compared from the point of view of area and speed for the same FPGA families. We synthesized the design for two families of Xilinx, Spartan II and Vertix II. Complete test and verification is performed on all the design versions fulfilling 3063 test vectors supplied by IBM Corp. and supporting 7 rounding modes (5 stated by the standard and 2 proposed by IBM) with exception handling for overflow, inexact and invalid operations.