Andere Kunden interessierten sich auch für
![A Practical Guide for SystemVerilog Assertions]( "A Practical Guide for SystemVerilog Assertions")
A Practical Guide for SystemVerilog Assertions110,99 €![Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers]( "Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers")
Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers74,99 €![CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom]( "CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom")
CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom110,99 €![Multi-Threshold CMOS Digital Circuits]( "Multi-Threshold CMOS Digital Circuits")
Multi-Threshold CMOS Digital Circuits74,99 €![High-Level Synthesis]( "High-Level Synthesis")
High-Level Synthesis122,99 €![Essential Issues in SOC Design]( "Essential Issues in SOC Design")
Essential Issues in SOC Design83,99 €![Substrate Noise]( "Substrate Noise")
Substrate Noise74,99 €
Substrate noise coupling in integrated circuits (ICs) is the process by which int- ference signals in the form of voltage and current glitches cause parasitic currents to ?ow in the silicon substrate to various parts of the IC. The source of such glitches and parasitic currents could be from the switching noise of high speed digital clocks on the same chip. In RF and mixed signal ICs the switching noise is coupled to sensitive analog and RF nodes in the IC causing degradation in performance that could severely impact the yield. Thus, overcoming substrate coupling is a key issue in successful "system on chip" ?rst-pass integration where RF and mixed signal blocks, high speed digital I/O interface are integrated with digital signal proce- ing algorithms on the same chip. This is particularly true as we move to sub-90 nanometer system on chip integration. In this book a substrate aware design ?ow is built, calibrated to silicon and used as part of the design and validation ?ows to uncover and ?x substrate coupling problems in RF ICs. The ?ow is used to develop a comprehensive RF substrate noise isolation design guide to be used by RF designers during the ?oor planning, circuit design and validation phases. This will allow designers to optimize the - sign, maximize noise isolation and protect sensitive analog/RF blocks from being degraded by substrate noise coupling.