Andere Kunden interessierten sich auch für
![Automatic Custom Instruction Identification For High-level Synthesis]( "Automatic Custom Instruction Identification For High-level Synthesis")
Automatic Custom Instruction Identification For High-level Synthesis40,99 €![High-level platform modeling and exploration]( "High-level platform modeling and exploration")
High-level platform modeling and exploration38,99 €![Simple Fire Control System Design and Analysis]( "Simple Fire Control System Design and Analysis")
Simple Fire Control System Design and Analysis26,99 €![PAFESD: Process Algebras for Electronic System Design]( "PAFESD: Process Algebras for Electronic System Design")
PAFESD: Process Algebras for Electronic System Design38,99 €![Application-Driven Memory System Design on FPGAs]( "Application-Driven Memory System Design on FPGAs")
Application-Driven Memory System Design on FPGAs40,99 €![Verification and Error Correction on High-Level Decision Diagrams]( "Verification and Error Correction on High-Level Decision Diagrams")
Verification and Error Correction on High-Level Decision Diagrams38,99 €![Modeling Multi-Processor Systems at Transaction-Level]( "Modeling Multi-Processor Systems at Transaction-Level")
Modeling Multi-Processor Systems at Transaction-Level32,99 €
The complexity of embedded systems is exploding into two interrelated but independently growing directions: architectures complexity/heterogeneity and applications complexity. On the other hand, time- to-market and design productivity factors are constantly shrinking. Consequently, the gap between system complexity and design productivity is constantly increasing. To reduce this gap, System Level Design (SLD) has shown a lot of potential. However, it still involves a substantial number of design challenges. For example, complex applications should be analyzed at higher abstraction level without any architecture directives to provide application-architecture mapping guidelines. Fast performance estimation techniques at cycle-accurate level are required to estimate the software performance on the target architecture. Similarly, the performance analysis of parallel execution on heterogeneous architectures without performing HW/SW co-simulation is an increasingly challenging problem.This book explores the holistic view of SLD to ensure an optimal and rapid design of embedded systems.