Andere Kunden interessierten sich auch für
![Real-Time Object Uniform Design Methodology with UML]( "Real-Time Object Uniform Design Methodology with UML")
Real-Time Object Uniform Design Methodology with UML189,99 €![Advanced Memory Optimization Techniques for Low-Power Embedded Processors]( "Advanced Memory Optimization Techniques for Low-Power Embedded Processors")
Advanced Memory Optimization Techniques for Low-Power Embedded Processors74,99 €![Advances in Design and Specification Languages for Embedded Systems]( "Advances in Design and Specification Languages for Embedded Systems")
Advances in Design and Specification Languages for Embedded Systems110,99 €![Global Specification and Validation of Embedded Systems]( "Global Specification and Validation of Embedded Systems")
Global Specification and Validation of Embedded Systems122,99 €![Embedded Memory Design for Multi-Core and Systems on Chip]( "Embedded Memory Design for Multi-Core and Systems on Chip")
Embedded Memory Design for Multi-Core and Systems on Chip74,99 €![Hardware Software Co-Design of a Multimedia Soc Platform]( "Hardware Software Co-Design of a Multimedia Soc Platform")
Hardware Software Co-Design of a Multimedia Soc Platform74,99 €![Generating Hardware Assertion Checkers]( "Generating Hardware Assertion Checkers")
Generating Hardware Assertion Checkers74,99 €
A genuinely useful text that gives an overview of the state-of-the-art in system-level design trade-off explorations for concurrent tasks running on embedded heterogeneous multiple processors. The targeted application domain covers complex embedded real-time multi-media and communication applications. This material is mainly based on research at IMEC and its international university network partners in this area over the last decade. In all, the material those in the digital signal processing industry will find here is bang up-to-date.
The main intention of this book is to give an impression of the state of the art in energy-aware task-scheduling-related issues for very dynamic emb- ded real-time processing applications. The material is based on research at IMEC in this area in the period 1999-2006, with a very extensive state-- the-art overview. It can be viewed as a follow-up of the earlier "Modeling, veri?cation and exploration of task-level concurrency in real-time embedded systems" book [234] that was published in 1999 based on the task-level m- eling work at IMEC. In order to deal with the stringent timing requirements, the cost-sensitivity and the dynamic characteristics of our target domain, we have again adopted a target architecture style (i. e. , heterogeneous mul- processor) and a systematic methodology to make the exploration and op- mization of such systems feasible. But this time our focus is mainly on p- viding practical work ?ow out of the (abstract) general ?ow from previous book and also the relevant scheduling techniques for each step of this ?ow. Our approach is very heavily application-driven which is illustrated by several realistic demonstrators. Moreover, the book addresses only the steps above the traditional real-time operating systems (RTOS), which are mainly focused on correct solutions for dispatching tasks. Our methodology is nearly fully independent of the implementations in the RTOS so it is va- able for the realization on those existing embedded systems where legacy applications and underlying RTOS have been developed.
The main intention of this book is to give an impression of the state of the art in energy-aware task-scheduling-related issues for very dynamic emb- ded real-time processing applications. The material is based on research at IMEC in this area in the period 1999-2006, with a very extensive state-- the-art overview. It can be viewed as a follow-up of the earlier "Modeling, veri?cation and exploration of task-level concurrency in real-time embedded systems" book [234] that was published in 1999 based on the task-level m- eling work at IMEC. In order to deal with the stringent timing requirements, the cost-sensitivity and the dynamic characteristics of our target domain, we have again adopted a target architecture style (i. e. , heterogeneous mul- processor) and a systematic methodology to make the exploration and op- mization of such systems feasible. But this time our focus is mainly on p- viding practical work ?ow out of the (abstract) general ?ow from previous book and also the relevant scheduling techniques for each step of this ?ow. Our approach is very heavily application-driven which is illustrated by several realistic demonstrators. Moreover, the book addresses only the steps above the traditional real-time operating systems (RTOS), which are mainly focused on correct solutions for dispatching tasks. Our methodology is nearly fully independent of the implementations in the RTOS so it is va- able for the realization on those existing embedded systems where legacy applications and underlying RTOS have been developed.