Paul Jespers
Gebundenes Buch

The Gm/Id Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits

The Semi-Empirical and Compact Model Approaches

Versandkostenfrei!
Versandfertig in 6-10 Tagen
97,99 €
inkl. MwSt.
Weitere Ausgaben:
PAYBACK Punkte
49 °P sammeln!
The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits compares the semi-empirical method to a compact model driven approach. The few parameters required by the compact model are attractive for they pave the way towards analytic expressions unaffordable with advanced tools like BSIM or PSP. The E.K.V model is a good contender for it reproduces the modes of operation of MOS transistors in a continuous manner with few representations. However when it comes to short channel devices, it looses straightforwardness. Since the methodology requires essentially a reliable large signal representation of the MOS transistor, we investigate the potential of the E.K.V model when its parameters are bias dependent. The method is compared to the semi-empirical sizing approach considering the Intrinsic Gain Stage and the basic Miller Op. Amp. A series of MATLAB files is provided to assess the performances of the compact model gm/ID sizing methodology.