Andere Kunden interessierten sich auch für
![Data Integrity for On-Chip Interconnects]( "Data Integrity for On-Chip Interconnects")
Data Integrity for On-Chip Interconnects38,99 €![Power Integrity Techniques in Nanometer VLSI Design]( "Power Integrity Techniques in Nanometer VLSI Design")
Power Integrity Techniques in Nanometer VLSI Design38,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling74,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling79,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling74,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling74,99 €![Performance of O-Band of Optical Data Center Interconnects]( "Performance of O-Band of Optical Data Center Interconnects")
Performance of O-Band of Optical Data Center Interconnects46,99 €
This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.