Towards High-Performance and Energy-Efficient Memory Hierarchy - Samih, Ahmad
42,99 €
inkl. MwSt.
Versandkostenfrei*
Versandfertig in 1-2 Wochen
  • Broschiertes Buch

Chip MultiProcessors (CMPs) are becoming the de facto hardware architecture over a range of computing platforms. According to Moore's law, the number of cores in CMPs is expected to keep growing as transistor density continues to shrink. As the number of cores increases, the complexity and trade-offs of current CMP design shift towards the uncore part of the chip. In this book, we discuss several approaches to improve the performance and energy efficiency of uncore components at major levels of the uncore subsytem such as the Last Level Cache (LLC) and the interconnect.

Andere Kunden interessierten sich auch für
Produktbeschreibung
Chip MultiProcessors (CMPs) are becoming the de facto hardware architecture over a range of computing platforms. According to Moore's law, the number of cores in CMPs is expected to keep growing as transistor density continues to shrink. As the number of cores increases, the complexity and trade-offs of current CMP design shift towards the uncore part of the chip. In this book, we discuss several approaches to improve the performance and energy efficiency of uncore components at major levels of the uncore subsytem such as the Last Level Cache (LLC) and the interconnect.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Autorenporträt
Ahmad Samih received the B.S. degree in computer engineering from JordanUniversity of Science and Technology in 2007, andthe MS and PhD degrees in electrical and computer engineering from North CarolinaState University in 2009 and 2012, respectively. He is now an Atom Performance Architect at Intel Corporation in Austin, Texas.